In this study, capacitance and conductance methods were used to investigate the charge traps at a HfO 2 /(100)InGaAs interface with an atomic layer deposition HfO 2 layer doped with 
INTRODUCTION
III-V channel materials are expected to replace Si for nMOSFET components due to their very high electron mobility. It has already been demonstrated that ultra-high mobility compound semiconductor-based MOSFETs and quantum well FETs (e.g., In 0.7 Ga 0.3 As and InSb) [1, 2] operate at low V SD with high performance. Furthermore, In 0.7 Ga 0. 3 As MOSHEMTs with an InP barrier stack have been demonstrated with 3.5 times higher effective carrier velocity than strained-Si n-MOSFETs [3] . In addition, another advantage of III-V semiconductors is their direct bandgap raising much interest for optical and photonic device application. However, the most important issue in III-V technology still concerns the semiconductor surface passivation, Surface passivation of III-V materials has been extensively investigated in the past few decades and it is still a very active topic especially regarding MOSFET structures.
III-V semiconductors lack wide bandgap insulating native oxides to passivate their interfaces. Therefore, non-native high-oxides represent the natural choice of dielectric materials for application in III-V MOS devices. Fabrication of a high-quality, thermodynamically stable gate dielectric that can passivate the III-V semiconductor interfaces efficiently remains the key challenge for III-V MOSFET technology.
Atomic layer deposition (ALD)-hafnium dioxide is considered as a potential gate oxide for III-V MOSFET devices. HfO 2 is considered as a leading candidate for high-κ dielectric devices because of its high dielectric constant and good thermal stability in comparision to other oxide materials. The HfO 2 dielectric with κ 20 has been successfully applied to 45-nm silicon MOSFET devices [4, 5] . However, the deposition of pure HfO 2 directly on In 0.53 Ga 0.47 As leads to a poor interface with considerably high density of interface traps (D it ) in the order of 10 13 cm −2 eV −1 closed to the In 0.53 Ga 0.47 As midgap [6] [7] [8] . Recently, the reduction of D it was achieved by sulfur pretreatment of the In 0.53 Ga 0.47 As surface prior to ALD process of HfO 2 [9] . However, native oxides (Ga 2 O 3 , In 2 O 3 and As 2 O 3 ) rapidly regrew upon exposure of the devices to the air resulting in interface degradation. It has been shown that ALD of Al 2 O 3 from the tri-methylaluminum (TMA) Al(CH 3 ) 3 precursor has a shelf-cleaning effect which is reported to reduce or even remove III-V native oxides [10] [11] [12] . However, by itself Al 2 O 3 has a low κ-value (κ ~8) that limits the EOT (equivalent oxide thickness) scaling potential. One may consider using a higher-κ dielectric on III-V in combination with ALD Al 2 O 3 passivation. In this study, we will evaluate the effect of Al doping of the HfO 2 dielectric on the quality of the In 0.53 Ga 0.47 As/HfO 2 interfaces.
The electrical characteristics of an electronic device which employs a semiconductor/oxide interface are very sensitive to the interface state density and its distribution in the semiconductor bandgap [13] . Interface charge traps, also called interface states are attributed to the presence of native defects, impurities or damage-related imperfections, e.g., broken bonds, at semiconductor/insulator interfaces. The interface charge traps can be characterized by using several quatities such as Q it , N it and D it [14] where Q it is the interface-trapped charge per unit area caused by trapping of electrons or holes by defects at a semiconductor/insulator interface; N it =(+/-)Q it /q is the number of traps per unit area; and D it is the energy distribution of N it inside the semiconductor bandgap which could be calculated as followed:
where E is energy position inside the semiconductor bandgap. Interface traps are electrically active defects with an energy level distribution throughout the semiconductor bandgap ( Figure 1 ). They may act as generation-recombination centers which could contribute to leakage current, low frequency noise, and reduce carrier mobility in semiconductor. The occupancy of interface traps is determined by the position of their energy levels with respect to the Fermi level at the semiconductor interface: All interface traps below E F are ocuppied by an electron; however above E F , the traps are empty. Therefore, Q it depends on the semiconductor band bending.
There are several experimental methods used to investigate the properties of charge traps at semiconductor/insulator interfaces in metal-oxide-semiconductor (MOS) structures, such as capacitance and conductance methods [13, 15, 16] , the charge pumping method using MOSFETs [17] , electron spin resonance (ESR) [18, 19] , and saturation photovoltage (SPV) technique [20] . Among them, capacitance and conductance methods are the most common ones because of the simplicity of MOS capacitor fabrication.
EXPERIMENTAL
The studied MOS samples were Ni/Al:HfO 2 /In 0.53 Ga 0.47 As/InP/Cr-Au entities with structure schematically illustrated in Figure 2 . The substrates were 300-nm or 200 o C, as detailed in Ref. [21] , resulting in a thickness of ∼5 nm. After oxide deposition, the samples were annealed at 400 o C in nitrogen. MOS structures were completed with 80-nm thick Ni metal gates, with an area of (1-4)×10 −4 cm 2 , by electron beam evaporation through a shadow mask, and with back ohmic contacts of Cr(10 nm)/Au(100 nm).
To extract energy distribution of interface trap D it (E), capacitance-voltage (CV) and conductance-voltage (GV) measurements were performed at different temperatures from 300 K to 77 K (in liquid nitrogen), in the frequency range 10 2 -10 6 Hz by using a HP4192A impedance analyzer. For the n-type In 0.53 Ga 0.47 As substrate, it was proved that this temperature range was sufficient to cover most trap energy levels in the upper half bandgap of In 0.53 Ga 0.47 As [22] . The D it (E) across the In 0.53 Ga 0.47 As bandgap was extracted using low frequency capacitance, highlow frequency capacitance and conductance methods [13] .
To determine the energy scale for the interface trap density distribution, it is critical to know the semiconductor surface band bending s as a function of the gate bias V G [23] , which can be extracted from low frequency CV curves (C LF ). The surface band bending can be found from the low frequency CV measurements through numerical integration (the Berglund integral) [16] , in combination with the flatband voltage point (V FB ) inferred from a high-frequency CV curve (C HF ). First of all, we have the following relation based on the gate charge calculation:
where Q G is the gate charge, V ox is the potential drop across the oxide. Finally, using the definition that surface band bending at flatband voltage is equal to zero, s (V FB ) = 0, the following equation is obtained by integrating above equation
As the next step, using semiconductor surface band diagrams as shown in Figure 3 and noticing that the trap changes their electron occupancy when crossing the Fermi level, we can associate the energy position E of an interface trap level with the Fermi level at a given s . The position E with respect to the semiconductor valance band edge is given as The number of interface traps ∆N it located between the Fermi levels at 300 and 77 K was determined from the flatband voltage shift (∆V FB ) on 1-MHz CV curves observed when cooling the sample down from 300 to 77 K. Figure 4 shows multi-frequency CV curves measured at 300 K on a pIn 0.53 Ga 0.47 As/Al:HfO 2 /Ni capacitor. We observed a huge frequency dispersion in maximum of capacitance, suggesting an interface trap response. However, in the absence of well behaving CV or GV curves, it is difficult to extract D it values for this p-type sample. The trapped charge density was evaluated by the hysteresis . A CV curve hysteresis in the MOS structure has usually been attributed to the presence of slow traps, that can communicate with the semiconductor substrate by a tunneling process, as extensively discussed by Fleetwood et al.
RESULTS AND DISCUSSION
[24]. Figure 5 shows multi-frequency CV curves measured on an In 0.53 Ga 0.47 As/Al:HfO 2 /Ni capacitor at different temperatures in the range from 77 to 300 K. At 300 K, a strong frequency dispersion is observed in the inversion region due to the minority carrier response. In Figure 5 (a), we notice presence of a peak in the inversion range. This peak is unlikely to be associated with interface trap response since it is seem to disappear entirely upon cooling the sample to 180 K ( Figure 5(b) ). At this temperature, one would not expect the response of interface states to be completely eliminated. . A portion of the oxide traps near the interface may contribute to the slow traps near the In 0.53 Ga 0.47 As CB edge as revealed by the CV method, Figure 6 . Figure 7 compares CV curves measured on both p-and n-type In 0.53 Ga 0.47 As/Al:HfO 2 samples at 300 and 77 K. For the n-type sample, no considerable Gray-Brown shift of V FB was observed when cooling the sample down to 77 K, indicating a low density of interface traps in the energy range close to the In 0.53 Ga 0.47 As conduction band edge. From the difference of between V FB values found from 77-K CV curves of n-and p-type samples, the total number of traps N it can be estimated by using following equation [27, 28] :
where V FB (n) and V FB (p) are flatband voltages of n-and p-type samples, respectively; E g (300 K) is the semiconductor bandgap at 300 K. In this study, from V FB , the N it value was estimated to be in order of ∼1×10 shown), indicating the presence of slow traps in large density, which is consistent with the observed CV curve hysteresis.
CONCLUSION
An improved n-In 0.53 Ga 0.47 As/HfO 2 interface was achieved by Al doping of the HfO 2 layer during deposition, resulting in a D it near midgap close to 2×10 12 cm −2 eV −1
. From this observation, we can conclude that the presence of Al at the In 0.53 Ga 0.47 As/HfO 2 interface improves the electrical quality of the interface. It may possibly be related with the formation of a very thin Al 2 O 3 interlayer.
